Abstract-In this paper, we report on a physical design of regular fabrics with ambipolar CNTFET devices. Three medium grain size cells, built with ambipolar CNTFETs with in-field controllable polarities are evaluated. We designed regular layouts using these cells using 32nm technology rules and we performed technology mapping and routing of a set of benchmark circuits.
I. INTRODUCTION
Bulk CMOS technologies are predicted to face crucial technological challenges in the next decade. At the same time, novel devices such as Carbon Nanotube Field Effect Transistors (CNTFETs) and Silicon Nanowire Field Effect Transistors (SNWFETs), which do not suffer from the same constraints, are expected to play a primary role as devices in future ultra-large scale integration technologies. The interest in these devices is motivated not only by their small size, but also by their superior characteristics, such as quasi-ballistic trans port, steep sub-threshold slopes and one-dimensional channel geometry [1] .
Among the types of CNTFETs demonstrated in literature, double-gate ambipolar CNTFETs are four-terminal devices where a second gate terminal is added to control the device polarity. These devices combine performance exceeding that of current scaled MOSFETs, with the possibility to control the device polarity by electrostatic doping of the nanotubes [2] .
Various attempts of exploiting the unique characteristics of these devices have been proposed in literature. In [3] , a logic gate is presented, where the symmetric characteristic of am bipolar CNTFETs is exploited to build a single-transistor XOR gate. In [4] , the authors construct configurable dynamic logic gates which can be configured by setting the polarity of the CNTFETs and in [5] , an interconnection scheme is presented to implement complex circuits with these configurable gates. In [6] , a static logic design methodology using ambipolar CNTFETs with controllable polarities is described. Ambipolar CNTFETs are employed to produce logic gates with high expressive power and low area occupation, i.e. capable to implement binate functions such as XOR or complex com binations of XORs with few devices and simple topologies.
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In [7] , the application of ambipolar CNTFETs with in-field controllable polarities to design regular fabrics with static logic was investigated. Various medium-grained logic gates were used as configurable gates to perform technology mapping on a set of benchmark circuits. In particular, gates with an And-Or-Inverter structure were shown to be the most efficient among gates including at most 12 CNTFETs. In this paper, we implement a physical design of regular fabrics using a set of configurable logic gates built with ambipolar CNTFET technology with 32nm technology rules. Three cells were chosen among a library of static complemen tary CNTFET-based logic gates. Technology mapping of a set of benchmark circuits and interconnect routing design steps were performed with each of the three cells. Cells were placed as regular arrays of the same cell. For the sake of comparison, the same design flow was applied to an existing cell, the Actel ACTl [8] , due to its similar grain size to the CNTFET cells. The ACTl cell was simulated with 32nm MOSFET devices.
All analyzed CNTFET cells showed higher performances than the ACTI block in terms of area occupation and delays. Although the higher complexity of the ACTl block enables mapping of circuits with a smaller number of instances than the CNTFET-based cells, the smaller area and efficient imple mentation of XOR operator of our cells resulted in a better delay and area performance of ambipolar CNTFET cells over the ACTl cell. In particular, CNTFET cells demonstrated 8x improvement in area x normalized delay over the Actel ACTl cell. This paper is structured as follows. Section II provides a background on ambipolar CNTFET static logic and regular fabrics. Section III describes the implementation and evalua tion design flow for CNTFET-based configurable cells. Sec tion IV summarizes the results of the analysis we performed. Section V concludes the paper.
II. BACKGROUND AND MOTIVATION
In [6] , a static logic design methodology based on ambipolar CNTFETs was introduced. This methodology exploited the unique characteristic of ambipolar CNTFETs to be in-field configurable to produce logic gates with high expressive power, capable to implement binate functions such as XOR at a low area cost, still providing all the advantages of complementary static logic such as CMOS.
Logic gates built with this methodology are particularly suited to implement regular fabrics, due to their intrinsic sym-
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Logic Block metry and high expressive power. Figure I shows two types of regular structure in which these gates can be embedded. The first one (Figure la) is an FPGA architecture, where logic bricks are interleaved with interconnect channels, which can be configured by means of anti fuses or using SRAM memory cells [8] . The second architecture ( Figure Ib) is the structured ASIC, i.e. the logic cells are tightly packed and pre structured, and only the higher level masks can be configured [9] . Structured ASICs are very attractive as they provide a way in between the costly full custom ASICs and less efficient FPGAs.
By exploiting the symmetry in conductance between n-type and p-type devices, CNTFET complementary logic gates can be designed to be intrinsically symmetric, e.g. a NOR (shown in Figure 2b ) gate can be built from a NAND one (Figure 2a ) by simply vertically mirroring its layout. Moreover, CNTFETs have a channel which is isolated from the substrate, and do not require wells to obtain proper functionality. This enables the construction of a layout consisting of a chessboard-like tiling of dual logic gates, i.e. a logic cell and the cell produced by switching the pull-up (PU) and pull-down (PD) networks topology, without significantly reducing the overall macro regularity of the layout.
III. AMBIPOLAR CNTFET REGULAR FABRIC DESIGN
In a regular structure, such as a gate array or structured ASIC, a single logic gate can be used to efficiently implement complex logic circuits by configuring the way its inputs are connected. By feeding the inputs of a gate with logic constants (l or 0) or by connecting two or more inputs together, smaller logic functions can be implemented using a larger gate. A library of sub-functions can thus be extracted from a complex logic gate. A more complex gate will generally implement a higher number of sub-functions. Nonetheless, this increase in
A NOR2 gate layout (b) is derived from a NAND2 layout (a) by simple vertical mirroring. complexity will require a higher area occupation. Logic block size can range from few transistor, small-grain cells, such as NAND and NOR gates to coarse-grain complex cells including memory elements, adders and similar complex structures. We limited our analysis to medium-grained cells, including at most three elements (transistors or transmission gates) in the PU and PD networks, as these allow us to high light the structural advantage given by configurable polarity transistors [7] .
As we have seen in Section II, CNTFET static logic is particularly suited to build configurable gates to implement chessboard-like regular fabric layouts with alternating dual cells. Dual cells, used together, provide a higher number of implemented functions than a single gate. Since dual CNTFET gates can be produced by mirroring their layout, it is possible to produce chessboard-like layouts which are more regular than their CMOS counterparts, without modifying transistor sizes to obtain dual gates.
For this study we have limited our experiments to 3 distinct libraries formed by cells FI, F2, F3 and their respective dual gates. The gates are listed in Ta ble I. Each of these cells is a universal gate implementing a small library of logic sub functions which can lead to optimal logic synthesis. Ta ble II lists all the sublunctions in the library formed by the FI logic structure, which can be employed to synthesize any combinational logic circuit. Figure 3 shows the schematic view of the three considered cells, FI, F2 and F3, subjected to transistor sizing. The gates are built with a static, complementary logic approach similar to CMOS. Figure 4a shows the circuit symbol of the double gate, amibpolar CNTFET devices. The device includes a control gate (CG) which controls channel conduction and a polarity gate (PG) which controls device polarity. By coupling two ambipolar CNTFETs, a transmissIOn gate structure can be built (Figure 4b ), allowing the inclusion of binate operators (XOR) in the cells. In our analysis, we considered the need to provide double rail inputs to the transmission gates necessary to implement the XOR operator, present in each of the analyzed gates. Inverters were included at the inputs of each cell to provide the negated signals.
With the intent of creating a meningful comparison with an existing technology, we considered a configurable gate of similar grain size to our CNTFET cells, the Actel ACT! [8] ( Figure 5 ).
IV. SIMULATION RESULTS Figure 6 shows the design flow we considered for our analysis. The initial libraries consist of the list of sub-functions implemented by each cell, FI, F2, F3 and ACT!.
The libraries were characterized using Signal Storm Library Characterizer (Version 5.20) to obtain the gate timing infor mation. At this stage 32nm technology rules of the Stanford CNFET transistor model [10] were employed to simulate cells FI, F2 and F3. For the physical information of the library we designed the basic cell with the backend design For the ACTI cell, we followed the same design flow as for the CNTFET cells, extracting delay information by spice simulations with the 32nm MOSFET Predictive Technology Model [12] . In Figure 7 we report the delay estimation summary for each of the considered cells. Delays are reported as a sum of the delays of a set of benchmark circuits (mostly taken from the ISCAS'85 set) after the technology mapping design step and after the interconnect routing of the circuits. Note that all delays are normalized to the intrinsic technology delays, respectively 0.59ps for CNTFETs and 3.00ps [13] for 32nm MOSFETs used to implement the ACT! cell.
All three ambipolar CNTFET cells showed better perfor mance than the Actel ACT! cell in terms of normalized delay. In particular, F2 demonstrated the best results, showing Ta ble III reports the detailed results of the characterized benchmark circuits. The benchmark circuits were mapped with each cell of Ta ble I plus the Actel ACTl cell. Delays after technology mapping and after interconnect routing steps are provided. Compared to the work in [7] , we also considered more accurate gate areas, estimating the overhead due to power supply rails and input/output ports.
Finally, when looking at overall performance in terms of area x normalized delay for the CNTFET based cells, we observed performances of 5.9x, 7.7x and 6.6x respectively for FI, F2 and F3 over the Actel ACTl.
V. CONCLUSION
In this paper, we presented a physical design of regular fabrics using ambipolar CNTFETs with in-field controlled polarities. We chose three medium grain-size configurable cells which we used to map a set of benchmark circuits. After technology mapping, routing was performed over regular layouts designed with each analyzed cell. CNTFET-based cells were compared with the Actel ACTl cell. 32nm technology rules were chosen for the transistors, while the interconnect was defined using 45nm back-end design rules.
Regular layout evaluation showed improvements of over 2x in terms of normalized delay for the CNTFET cells compared to ACTl. Area x normalized delay values for routed circuits showed performances about 8x better than that of the ACTl cell.
Although a number of technological issues still require to be addressed in order to produce defect-free, large scale integration of CNTFET devices, we believe a preliminary analysis of a physical design using these devices is a useful step to evaluate them at a logic and circuit level.
